专用集成电路与系统国家重点实验室
系列讲座信息（一）
Reconfigurable DSP Silicon IP Designs for Multi-spec/Multi-mode Communication Systems

报告人：Prof. An-Yeu (Andy) Wu (National Taiwan University, TAIWAN)
时  间：2015年7月16日（周四）上午10:00-11:00
地  点：张江校区微电子楼389室

Abstract
Multi-standard/multi-mode communication systems are the current trend in defining the 3G/4G standards. To make the design feasible, Software Defined Radio (SDR) has drawn people’s attention over the past years. However, conventional SDR designs rely on general-purpose processor or DSP processors to perform the key modulation and error-correcting DSP modules, which results in large power consumption and are not suitable for portable devices. Recently, reconfigurable (RC) designs become the new trend in VLSI designs. It has the processing efficiency of ASIC designs while retaining the flexibility of general-purpose processors. The special feature is good for low-power operations. Hence, the RC designs become good candidates for future multi-standard/multi-mode portable device designs. Based on this new design trend, our group has developed a series of Reconfigurable Communication Silicon Intellectual Property (SIP), including variable-length FFT processors, multi-mode Reed Solomon decoders, multi-mode Turbo/LDPC decoder designs, and reconfigurable SVD engine for various modern communication systems.

Biography
An-Yeu (Andy) Wu (IEEE M'96-SM'12-F'15) received the B.S. degree from National Taiwan University in 1987, and the M.S. and Ph.D. degrees from the University of Maryland, College Park in 1992 and 1995, respectively, all in Electrical Engineering. In August 2000, he joined the faculty of the Department of Electrical Engineering and the Graduate Institute of Electronics Engineering, National Taiwan University (NTU), where he is currently a Professor. His research interests include low-power/high-performance VLSI architectures for DSP and communication applications, adaptive/multirate signal processing, reconfigurable broadband access systems and architectures, and System-on-Chip (SoC)/Network-on-Chip (NoC) platform for software/hardware co-design. He has published more than 200 refereed journal and conference papers in above research areas, together with five book chapters and 16 granted US patents.  

Dr. Wu had served as the Associate Editors of leading IEEE Transactions in the circuits and systems area and signal processing area, such as IEEE TRANSACTIONS ON VERT LARGE SCALE INTEGRATION (VLSI) SYSTEMS, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, and IEEE TRANSACTIONS ON SIGNAL PROCESSING. Dr. Wu is now serving an Associate Editor for JOURNAL of SIGNAL PROCESSING SYSTEMS (JSPS). Wu served as the General Co-Chair of 2013 International Symposium on VLSI Design, Automation& Test (VLSI-DAT), and 2013 IEEE Workshop on Signal Processing Systems (SiPS). He also served as Technical Program Co-Chair of 2014 International SoC Design Conference (ISOCC) and 2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS). From 2012 to 2014, he served as the Chair of VLSI Systems and Applications (VSA) Technical Committee (TC), one of the largest TCs in IEEE Circuits and Systems (CAS) Society.  

From August 2007 to Dec. 2009, he was on leave from NTU and served as the Deputy General Director of SoC Technology Center (STC), Industrial Technology Research Institute (ITRI), Hsinchu, TAIWAN, supervising Parallel Core Architecture (PAC) VLIW DSP Processor and Multicore/Android SoC platform projects. In 2010, Dr. Wu received “Outstanding EE Professor Award” from The Chinese Institute of Electrical Engineering (CIEE), Taiwan. Prof. Wu is elevated to IEEE Fellow in 2015 for his contributions to “DSP algorithms and VLSI designs for communication IC/SoC.”